Package footprints & DFM
WLCSP-16 0.4 mm Footprint: Fan-Out, DFM, and Assembly Guide
Design a 16-ball WLCSP at 0.4 mm pitch with exact revision control, inner-ball microvia escape, pad and mask tolerances, reflow, X-ray, and rework planning.
Practical PCB integration · KiCad 9 · Manufacturing gate
Get the exact WLCSP-16 0.4 mm land pattern right before routing
WLCSP-16 0.4 mm is a area array package used for surface mount assembly, also seen labeled 16-ball wafer-level CSP, 4 × 4 WLCSP array. A dependable footprint follows the exact orderable-device drawing rather than the family name: nominal body Die-sized; often roughly 1.4–2.0 mm square, overall span Same as the silicon/package outline, seated height Often below 0.6 mm, pitch 0.4 mm, pin count Up to 16 balls in a 4 × 4 map, and exposed pad No separate exposed pad.
Use the exact device revision's package drawing, ball diameter, and map; do not reuse a generic 4 × 4 grid.
Typical uses include USB interfaces, power management, compact sensor hubs. WLCSP-16 geometry follows the silicon and package revision, so procurement change control is part of footprint control.
| Package | WLCSP-16 0.4 mm |
|---|---|
| Aliases | 16-ball wafer-level CSP, 4 × 4 WLCSP array |
| Family | area-array |
| Mounting | surface-mount |
| Body | Die-sized; often roughly 1.4–2.0 mm square |
| Overall | Same as the silicon/package outline |
| Height | Often below 0.6 mm |
| Pitch | 0.4 mm |
| Pins | Up to 16 balls in a 4 × 4 map |
| Exposed pad | No separate exposed pad |
Geometry, layout, and hand-solder reality
- A 4 × 4 array has four fully internal balls and a 1.2 mm center-to-center span, making conventional dog-bone fan-out difficult at 0.4 mm pitch.
- Ball count and pitch do not uniquely define an area-array footprint; the ball map, missing positions, body size, ball diameter, and package substrate are part-specific.
Select microvia structure and stackup before routing, keep reference planes close, and limit board flex beneath the bare die-sized package.
- Plan fan-out, via technology, reference planes, and escape channels before committing the stackup; a completed schematic does not prove the array can be routed.
Hand assembly is rated expert-only. Precision placement, controlled reflow, and X-ray process verification. Watch for inner-ball escape, silicon-revision outline changes, and board flex.
DFM, inspection, and common mistakes
- Confirm laser-via registration, capture-pad size, solder-mask strategy, stencil thickness, and any underfill process with the actual suppliers.
- Get written confirmation for minimum capture pads, mask registration, via structure, and X-ray expectations on the quoted stackup.
- Keep silkscreen and test pads outside the package while reserving space for rework heating and inspection coupons when risk warrants them.
Inspection focus:
- X-ray every first-article array and run interface tests that exercise inner balls; ordinary optical inspection provides no joint evidence.
- Joints are hidden. X-ray, boundary scan where available, power-rail checks, and a deliberate bring-up sequence replace ordinary visual fillet inspection.
Common mistakes:
- Routing only the outer ring and discovering that required power or data balls sit inside the array can force a complete stackup redesign.
- Do not route an area array before validating the actual ball map and proving that the selected via/stackup process can escape every required net.
Selection checklist and gate checks for WLCSP-16 0.4 mm
- Before approving WLCSP-16 0.4 mm, compare the exact orderable-device drawing with the library item: body range (Die-sized; often roughly 1.4–2.0 mm square), terminal or lead span (Same as the silicon/package outline), pitch (0.4 mm), pin count (Up to 16 balls in a 4 × 4 map), height (Often below 0.6 mm), and exposed-pad definition (No separate exposed pad). Record the source drawing revision and every intentional courtyard, toe, heel, side, mask, or paste adjustment.
- Treat the expert-only hand-solder rating as a prototype-planning input, not proof of production yield. Review inner-ball escape, silicon-revision outline changes, and board flex with the assembler, confirm that precision placement, controlled reflow, and x-ray process verification is compatible with the build, and require the S1 connectivity gate plus relevant S2 geometry checks to pass against the released footprint and selected fabrication profile.
Manufacturing gate checks:
- S1Pad count, numbering, and schematic parity. All sixteen ball identities, revision-specific outline, HDI via construction, pad size, and return-path stackup need formal checks.
- S1Ball-map parity and escape feasibility. A mirrored, rotated, missing, or unreachable ball can survive ordinary visual review and make the assembled device unusable.
- S2Courtyard and body clearance. The body, leads, placement tolerance, rework access, and nearby height limits all belong in the manufacturing review.
Check the design before fabrication
Run the release gate and inspect the WLCSP-16 0.4 mm footprint before fabrication.
Check a KiCad project→