Package footprints & DFM
SOT-223 PCB Footprint: Dimensions, Thermal DFM, Assembly
Design SOT-223 lands for its large tab, roughly 6.5 × 3.5 mm body, 2.3 mm lead pitch, copper heat spreading, paste balance, and thermal checks.
Practical PCB integration · KiCad 9 · Manufacturing gate
Get the exact SOT-223 land pattern right before routing
SOT-223 is a power package package used for surface mount assembly, also seen labeled SOT-223-3, SOT-223-4, TO-261AA. A dependable footprint follows the exact orderable-device drawing rather than the family name: nominal body About 6.5 × 3.5 mm, overall span About 6.5–7.0 mm including leads and tab, seated height Typically 1.6–1.8 mm, pitch 2.3 mm for the three small leads, pin count 3 small leads plus one large tab pad; tab is often electrically duplicated, and exposed pad Large gull-wing/tab terminal on the rear side.
Follow the device drawing and thermal test board; tab pad area is both electrical and thermal design input.
Typical uses include linear regulators, medium-power transistors, voltage references. TO-261/SOT-223 variants are similar, but lead, tab, and thermal recommendations must come from the exact MPN.
| Package | SOT-223 |
|---|---|
| Aliases | SOT-223-3, SOT-223-4, TO-261AA |
| Family | power-package |
| Mounting | surface-mount |
| Body | About 6.5 × 3.5 mm |
| Overall | About 6.5–7.0 mm including leads and tab |
| Height | Typically 1.6–1.8 mm |
| Pitch | 2.3 mm for the three small leads |
| Pins | 3 small leads plus one large tab pad; tab is often electrically duplicated |
| Exposed pad | Large gull-wing/tab terminal on the rear side |
Geometry, layout, and hand-solder reality
- The wide tab dominates heat flow and is commonly connected to the center lead internally, but the net depends on device function.
- Published power dissipation is inseparable from copper area, layer stack, airflow, and maximum junction temperature.
Connect the tab to a deliberate copper heat spreader on its actual net and add thermal vias only when another layer can safely share that net.
- Keep heat-sensitive feedback dividers and electrolytic capacitors outside the expected hot zone.
Hand assembly is rated moderate. Preheat, solder small leads first, then heat the tab with adequate flux. Watch for a cold tab joint and assuming the tab is ground when it may be output or drain.
DFM, inspection, and common mistakes
- Segment or reduce paste on an unusually large tab land according to the assembler's stencil rules.
- Avoid narrow thermal-relief spokes when the tab must conduct significant heat or load current.
- Verify the courtyard includes the full lead and tab span, not just the molded body.
Inspection focus:
- The small leads are optically visible; tab wetting is less obvious and may need side inspection or thermal/functional evidence.
- Measure case temperature and output behavior at worst-case input voltage and load rather than relying on room-temperature continuity.
Common mistakes:
- Connecting the tab to ground by package habit instead of checking the device pin table.
- Claiming a regulator current rating without calculating package dissipation at the actual voltage drop.
Selection checklist and gate checks for SOT-223
- Before approving SOT-223, compare the exact orderable-device drawing with the library item: body range (About 6.5 × 3.5 mm), terminal or lead span (About 6.5–7.0 mm including leads and tab), pitch (2.3 mm for the three small leads), pin count (3 small leads plus one large tab pad; tab is often electrically duplicated), height (Typically 1.6–1.8 mm), and exposed-pad definition (Large gull-wing/tab terminal on the rear side). Record the source drawing revision and every intentional courtyard, toe, heel, side, mask, or paste adjustment.
- Treat the moderate hand-solder rating as a prototype-planning input, not proof of production yield. Review a cold tab joint and assuming the tab is ground when it may be output or drain with the assembler, confirm that preheat, solder small leads first, then heat the tab with adequate flux is compatible with the build, and require the S1 connectivity gate plus relevant S2 geometry checks to pass against the released footprint and selected fabrication profile.
Manufacturing gate checks:
- S1Pad count, numbering, and schematic parity. The tab and center lead relationship must match the selected regulator or transistor.
- S2Solder-mask web and pad opening. The tab opening and nearby small pads need controlled mask and paste geometry.
- S2Courtyard and body clearance. The full tab span and thermal keepout must be represented.
Check the design before fabrication
Run the release gate and inspect the SOT-223 footprint before fabrication.
Check a KiCad project→